Column |
---|
|
HighlightsFlexible “high end” network controller with host interface or single chip solution for digital I/Os Two communication channels as Real-Time Ethernet with PHY or fieldbus New system architecture optimized for communication and high data throughput 32-Bit / 200 MHz CPU ARM 966 with 112 KB SRAM / 64 KB ROM and extensive periphery Dual-Port-Memory, Extension bus or digital I/Os IO-Link Controller, 8 channels CCD-Sensor Controller
|
Column |
---|
| Block Diagram
|
Column |
---|
| Supported ProtocolsReal-Time Ethernet | Fieldbus | Serial |
---|
| |
| | | | | | | | | | | |
|
|