Are there any host processor restrictions?

The Toolkit supports little-/big-endian host processors (tested up to 64Bit). But the processors must provide 8/16/32 bit access to the dual-ported-memory area.

NOTE: This has nothing to do with the physical bus width, but is the way the toolkit will access the DPM (e.g. ldr, ldrh, ldrb on ARM)